

UNITED STATES PATENT AND TRADEMARK OFFICE

100

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 12/31/2003

APPLICATION NO. FILING DATE		NG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/077,207 05/26/1998		26/1998	SATOSHI INOUE	JAO40840	5738	
25944	7590	12/31/2003		EXAMINER		
OLIFF & B P.O. BOX 19		, PLC	PRENTY, MARK V			
ALEXANDE		2320	ART UNIT	PAPER NUMBER		
				2822		

Please find below and/or attached an Office communication concerning this application or proceeding.

					Me
		Applicat	ion No.	Applicant(s)	
		09/077,2	207	INOUE, SATOSH	II
	· Office Action Summary		r	Art Unit	
•		MARK V	PRENTY	2822	-
Period fe	The MAILING DATE of this commu or Reply	ınication appears on th	ne cover sheet wi	th the correspondence ac	ddress
THE - External control	IORTENED STATUTORY PERIOD MAILING DATE OF THIS COMMU ensions of time may be available under the provision of SIX (6) MONTHS from the mailing date of this core period for reply specified above is less than thirty Diperiod for reply is specified above, the maximum ure to reply within the set or extended period for representation of the property received by the Office later than three month and patent term adjustment. See 37 CFR 1.704(b).	NICATION. ns of 37 CFR 1.136(a). In no e munication. (30) days, a reply within the sta statutory period will apply and v oly will, by statute, cause the ap	event, however, may a re atutory minimum of thirt will expire SIX (6) MON oplication to become AB	eply be timely filed y (30) days will be considered time THS from the mailing date of this of ANDONED (35 U.S.C. § 133).	
1)⊠	Responsive to communication(s) f	iled on <u>31 October 20</u>	<u>03</u> .		
2a)[]	This action is FINAL.	2b)⊠ This action is r	non-final.		
3)□	Since this application is in condition closed in accordance with the practice.				e merits is
Disposit	ion of Claims				
5)⊠ 6)⊠	Claim(s) <u>44,47-56,59,60,62 and 6.</u> 4a) Of the above claim(s) is Claim(s) <u>44,47-49,59,60,62 and 6.</u> Claim(s) <u>50-56</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to rest	/are withdrawn from o	onsideration.		
,	ion Papers		•		
9)[The specification is objected to by	the Examiner.			
10)	The drawing(s) filed on is/ar	e: a) accepted or b))□ objected to I	oy the Examiner.	
	Applicant may not request that any ob	jection to the drawing(s)	be held in abeyan	ce. See 37 CFR 1.85(a).	
	Replacement drawing sheet(s) includi	-		•	` *
	The oath or declaration is objected	to by the Examiner. N	lote the attached	Office Action or form P	TO-152.
	under 35 U.S.C. §§ 119 and 120				
* (13)	Acknowledgment is made of a clai All b) Some * c) None of 1. Certified copies of the priori 2. Certified copies of the priori 3. Copies of the certified copie application from the Internat See the attached detailed Office act Acknowledgment is made of a claim ince a specific reference was included 7 CFR 1.78. Acknowledgment is made of a claim eference was included in the first see	ty documents have be by documents have be s of the priority docum- tional Bureau (PCT Ru- tion for a list of the cer of for domestic priority used in the first sentence anguage provisional and for domestic priority used.	en received. The received in A rents have been alle 17.2(a)). The received in A rents have been alle 17.2(a)). The received in A	pplication No received in this National received. § 119(e) (to a provisiona ation or in an Application een received. §§ 120 and/or 121 since	al application) Data Sheet.
Attachmen	nt(s)				
·	ce of References Cited (PTO-892)		· —	ummary (PTO-413) Paper No	
	ce of Draftsperson's Patent Drawing Review mation Disclosure Statement(s) (PTO-1449)	•	5) Notice of In 6) Other:	formal Patent Application (PT	O-152)



Art Unit: 2822

This non-final Office Action is in response to the amendment filed October 31, 2003.

As a preliminary matter, although another interview seems unnecessary in this case, a request for an interview will be granted if the interview is held <u>before</u> the applicant files a response.

Claims 52-56 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Independent claim 52 is incorrect in reciting: "said thin film transistors having an inverse conductivity type from each other, adjacent source-drain regions of said thin film transistors being connected; wherein said radiating extension is formed in a region opposed to said source-drain wiring layer, said source-drain wiring layer connecting the adjacent source-drain regions of said thin film transistors," because the disclosed radiating extension is not formed in a region opposed to the source-drain wiring layer connecting the adjacent source-drain regions of said thin film transistors having inverse conductivity type from each other. See Fig. 6, for example, and note that the radiating extensions 125A and 125B are not formed in a region opposed to the source-drain wiring layer 803 connecting the adjacent source-drain regions of said thin film transistors 1A and 1B having an inverse conductivity type from each other. Rather, the radiating extensions 125A and 125B are formed in a region opposed to the source-drain wiring layers 802 and 801 connecting adjacent source-drain regions 12A and 12B of adjacent thin film transistors having the same conductivity type.



Art Unit: 2822

Independent claim 53 is indefinite because "the component parts" and "said thin film transistors" lack antecedent basis. Claim 53 should be amended to provide antecedent basis for "said thin film transistors" and "the component parts" (note independent claims 50-52 in this regard).

Independent claim 53 is also unclear in reciting: "forming a liquid crystal display device comprising an active matrix substrate on which a driving circuit including a CMOS inverter [sic]," particularly insofar as device claim 53 already recites: "A liquid crystal display device comprising: an active matrix substrate; a driving circuit formed on the active matrix substrate and including a CMOS inverter circuit." Claim 53's "forming" clause should apparently be deleted.

Independent claim 54 is indefinite because "the component parts" lack antecedent basis. Claim 54 should be amended to provide antecedent basis for "the component parts" (note independent claims 50-52 in this regard).

Independent claim 55 is indefinite because "the component parts" and "said thin film transistors" lack antecedent basis. Claim 55 should be amended to provide antecedent basis for "said thin film transistors" and "the component parts" (note independent claims 50-52 in this regard).

Independent claim 55 is also unclear in reciting: "forming a liquid crystal display device comprising an active matrix substrate on which a driving circuit including a CMOS inverter [sic]," particularly insofar as device claim 55 already recites: "A liquid crystal display device comprising: an active matrix substrate; a driving circuit formed on

Art Unit: 2822

the active matrix substrate and including a CMOS inverter circuit." Claim 55's "forming" clause should apparently be deleted.

Independent claim 56 is indefinite because "the component parts" lack antecedent basis. Claim 56 should be amended to provide antecedent basis for "the component parts" (note independent claims 50-52 in this regard).

Claims 50-56 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki et al. (newly cited United States Patent 6,144,041 – hereafter Yamazaki).

With respect to independent claim 50, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) a CMOS inverter circuit, comprising: two thin film transistors 717 and 718, each thin film transistor including a plurality of component parts that include: a channel region (817 and 814), a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, said radiating extension extending from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected.

Art Unit: 2822

Claim 50 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

With respect to independent claim 51, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) a CMOS inverter circuit, comprising: two thin film transistors 717 and 718, each thin film transistor including a plurality of component parts that include: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, wherein said radiating extension extends from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected, wherein said radiating extension is provided with a conductivity by using an impurity identical to an impurity of said source-drain region to which said radiating extension is connected (i.e., Yamazaki's extended source-drain regions are uniform).

Claim 51 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

Art Unit: 2822

With respect to independent claim 52, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) a CMOS inverter circuit, comprising: two thin film transistors 717 and 718, each thin film transistor including a plurality of component parts that include: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extends outwardly from the at least one component part, said radiating extension extending from both sides of said sourcedrain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected; wherein said radiating extension is formed in a region opposed to said source-drain wiring layer 824 (see Fig. 7B), said source-drain wiring layer 824 connecting the adjacent source-drain regions of said thin film transistors.

Claim 52 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

With respect to independent claim 53, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) a liquid crystal display device comprising: an active

Art Unit: 2822

matrix substrate 701/801; a driving circuit 702/703 formed on the active matrix substrate and including a CMOS inverter circuit, the liquid crystal display device includes [two thin film transistors 717 and 718, each thin film transistor including a plurality of component parts that include]: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, wherein said radiating extension extends from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected.

Claim 53, at least insofar as understood, is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

With respect to independent claim 54, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) an electronic apparatus comprising a CMOS inverter circuit, the CMOS inverter circuit having two thin film transistors 717 and 718, each thin film transistor [including a plurality of component parts] that include: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel

Art Unit: 2822

region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, wherein said radiating extension extends from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected; [the] electronic apparatus comprising [the] CMOS inverter circuit.

Claim 54, at least insofar as understood, is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

With respect to independent claim 55, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) a liquid crystal display device comprising: an active matrix substrate 701/801; a driving circuit 702/703 formed on the active matrix substrate and including a CMOS inverter circuit, the liquid crystal display device includes [two thin film transistors 717 and 718, each thin film transistor including a plurality of component parts that include]: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected

Art Unit: 2822

to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, wherein said radiating extension extends from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected; said plurality of component parts each extending in a longitudinal direction, the radiating extension extending in a direction substantially perpendicular to the longitudinal direction (see Fig. 7B).

Claim 55, at least insofar as understood, is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

With respect to independent claim 56, Yamazaki discloses (see the entire patent, particularly the Figs. 7-8 disclosure) an electronic apparatus comprising a CMOS inverter circuit, the CMOS inverter circuit having two thin film transistors 717 and 718, each thin film transistor [including a plurality of component parts] that include: a channel region (817 and 814); a gate electrode (811 and 810) opposed to the channel region, a gate insulating film provided between the channel region and the gate electrode; a source-drain region (816/818 and 813/815) connected to said channel region; a source-drain wiring layer (823-825) electrically connected to said source-drain region; and a gate wiring layer electrically connected to said gate electrode (the Fig. 7B

wiring connecting the two gate electrodes), at least one of the component parts (the source-drain region) being formed from a conductive film or a semiconductor film and being provided with a radiating extension extending outwardly from the at least one component part, wherein said radiating extension extends from both sides of said source-drain region (see Fig. 7B), said thin film transistors 717 and 718 having an inverse conductivity type from each other, adjacent source-drain regions 815 and 816 of said thin film transistors being connected; [the] electronic apparatus comprising [the] CMOS inverter circuit; said plurality of component parts each extending in a longitudinal direction, the radiating extension extending in a direction substantially perpendicular to the longitudinal direction (see Fig. 7B).

Claim 56, at least insofar as understood, is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki.

Claims 44, 47-49, 59, 60, 62 and 63 are allowable over the prior art of record.

The prior art of record does not disclose or suggest the allowable thin film transistors taken as a whole, including the plurality of contact holes.

Registered practitioners can telephone the examiner at (703) 308-4939 until January 7, 2004 and then at (571) 272-1843. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the Application/Control (Serial) Number. Technology Center 2800's general telephone number is (703) 308-0956 until January 2004 and then (571) 272-2800.

